Digital Electronics/Circuits Multiple Choice Questions on “Counter Implementation and Applications”.
1. A ripple counter’s speed is limited by the propagation delay of ____________
A. Each flip-flop
B. All flip-flops and gates
C. The flip-flops only with gates
D. Only circuit gates
Answer: A
Clarification: A ripple counter is something that is derived by other flip-flops. It’s like a series of Flip Flops. The output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account. Propagation delay refers to the amount of time taken in producing an output when the input is altered.
2. A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ________
A. 12 ms
B. 24 ns
C. 48 ns
D. 60 ns
Answer: D
Clarification: Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. Each bit has propagation delay = 12ns. So, 5 bits = 12ns * 5 = 60ns.
3. A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ________
A. 15 ns
B. 30 ns
C. 45 ns
D. 60 ns
Answer: D
Clarification: Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. Each bit has propagation delay = 15ns. So, 4 bits = 15ns * 4 = 60ns.
4. A ripple counter’s speed is limited by the propagation delay of __________
A. Each flip-flop
B. All flip-flops and gates
C. The flip-flops only with gates
D. Only circuit gates
Answer: A
Clarification: A ripple counter is something that is derived by other flip-flops. Its like a series of Flip Flops. Output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account. Propagation delay refers to the amount of time taken in producing an output when the input is altered.
5. What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of tPHL = 22 ns and tPLH = 15 ns?
A. 15 ns
B. 22 ns
C. 60 ns
D. 88 ns
Answer: D
Clarification: Maximum propagation delay is the longest delay between an input changing value and the output changing value. Hence, 22 * n = 22*4 (Since there are 4 FFs) = 88ns.
6. The main drawback of a ripple counter is that __________
A. It has a cumulative settling time
B. It has a distributive settling time
C. It has a productive settling time
D. It has an associative settling time
Answer: A
Clarification: The main drawback of a ripple counter is that it has a cumulative settling time (i.e. another bit is transmitted just after one consequently).
7. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to __________
A. 20 MHz
B. 10 MHz
C. 5 MHz
D. 4 MHz
Answer: C
Clarification: Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. Each bit has propagation delay = 50ns. So, 4 bits or FFs = 50ns * 4 = 200ns. Clock frequency = 1/200ns = 5 MHz.
8. As the number of flip flops are increased, the total propagation delay of __________
A. Ripple counter increases but that of synchronous counter remains the same
B. Both ripple and synchronous counters increase
C. Both ripple and synchronous counters remain the same
D. Ripple counter remains the same but that of synchronous counter increases
Answer: A
Clarification: In ripple counter, the clock pulses are applied to one flip-flop only. Hence, as the number of flip-flops increases the delay increases. In the synchronous counter, clock pulses to all flip-flops are applied simultaneously.
9. A reliable method for eliminating decoder spikes is the technique called ________
A. Strobing
B. Feeding
C. Wagging
D. Waving
Answer: A
Clarification: A reliable method for eliminating decoder spikes is the technique called strobing. A strobe signal validates the availability of data on consecutive parallel lines.
10. A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because of __________
A. It is a random event
B. It occurs less frequently than the normal decoded output
C. It is very fast
D. All of the Mentioned
Answer: D
Clarification: A glitch is a transition that occurs before a signal settles to a specific value. A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because it is a random event and very fast and it occurs less frequently than the normal decoded output.
11. Assume a 4-bit ripple counter has a failure in the second flip-flop such that it “locks up”. The third and fourth stages will __________
A. Continue to count with correct outputs
B. Continue to count but have incorrect outputs
C. Stop counting
D. Turn into molten silicon
Answer: C
Clarification: The ripple counter would stop counting because next flip-flop’s input depends on the output of the previous flip-flop.