Digital Electronics/Circuits Multiple Choice Questions on “Asynchronous Counter”.
1. How many natural states will there be in a 4-bit ripple counter?
A. 4
B. 8
C. 16
D. 32
Answer: C
Clarification: In an n-bit counter, the total number of states = 2n.
Therefore, in a 4-bit counter, the total number of states = 24 = 16 states.
2. A ripple counter’s speed is limited by the propagation delay of _____________
A. Each flip-flop
B. All flip-flops and gates
C. The flip-flops only with gates
D. Only circuit gates
Answer: A
Clarification: A ripple counter is something that is derived by other flip-flops. It’s like a series of Flip Flops. Output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account. Propagation delay refers to the amount of time taken in producing an output when the input is altered.
3. One of the major drawbacks to the use of asynchronous counters is that ____________
A. Low-frequency applications are limited because of internal propagation delays
B. High-frequency applications are limited because of internal propagation delays
C. Asynchronous counters do not have major drawbacks and are suitable for use in high- and low-frequency counting applications
D. Asynchronous counters do not have propagation delays, which limits their use in high-frequency applications
Answer: B
Clarification: One of the major drawbacks to the use of asynchronous counters is that High-frequency applications are limited because of internal propagation delays. Propagation delay refers to the amount of time taken in producing an output when the input is altered.
4. Internal propagation delay of asynchronous counter is removed by ____________
A. Ripple counter
B. Ring counter
C. Modulus counter
D. Synchronous counter
Answer: D
Clarification: Propagation delay refers to the amount of time taken in producing an output when the input is altered. Internal propagation delay of asynchronous counter is removed by synchronous counter because clock input is given to each flip-flop individually in synchronous counter.
5. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?
A. The output increases by 1
B. The output decreases by 1
C. The output word increases by 2
D. The output word decreases by 2
Answer: B
Clarification: In an asynchronous counter, there isn’t any clock input. The output of 1st flip-flop is given to second flip-flop as clock input. So, in case of binary down counter the output word decreases by 1.
6. How many flip-flops are required to construct a decade counter?
A. 4
B. 8
C. 5
D. 10
Answer: A
Clarification: Number of flip-flop required is calculated by this formula: 2(n-1) <= N< = 2n. 24=16and23=8, therefore, 4 flip flops needed.
7. The terminal count of a typical modulus-10 binary counter is ____________
A. 0000
B. 1010
C. 1001
D. 1111
Answer: C
Clarification: A binary counter counts or produces the equivalent binary number depending on the cycles of the clock input. Modulus-10 means count from 0 to 9. So, the terminal count is 9 (1001).
8. How many different states does a 3-bit asynchronous counter have?
A. 2
B. 4
C. 8
D. 16
Answer: C
Clarification: In a n-bit counter, the total number of states = 2n.
Therefore, in a 3-bit counter, the total number of states = 23 = 8 states.
9. A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(total)) is ____________
A. 12 ms
B. 24 ns
C. 48 ns
D. 60 ns
Answer: D
Clarification: Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. Each bit has propagation delay = 12ns. So, 5 bits = 12ns * 5 = 60ns.
10. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required?
A. 1
B. 2
C. 8
D. 15
Answer: D
Clarification: Transitional state is given by (2n – 1). Since, it’s a 4-bit counter, therefore, transition states = 24 – 1 = 15. So, total transitional states are 15.
11. A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ____________
A. 15 ns
B. 30 ns
C. 45 ns
D. 60 ns
Answer: D
Clarification: Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. One bit change is 15 ns, so 4-bit change = 15 * 4 = 60.
12. Three cascaded decade counters will divide the input frequency by ____________
A. 10
B. 20
C. 100
D. 1000
Answer: D
Clarification: Decade counter has 10 states. So, three decade counters are cascaded i.e. 10*10*10=1000 states.
13. A ripple counter’s speed is limited by the propagation delay of ____________
A. Each flip-flop
B. All flip-flops and gates
C. The flip-flops only with gates
D. Only circuit gates
Answer: A
Clarification: A ripple counter is something that is derived by other flip-flops. Its like a series of Flip Flops. Output of one FF becomes the input of the next. Because ripple counter is composed of FF only and no gates are there other than FF, so only propagation delay of FF will be taken into account. Propagation delay refers to the amount of time taken in producing an output when the input is altered.
14. A 4-bit counter has a maximum modulus of ____________
A. 3
B. 6
C. 8
D. 16
Answer: D
Clarification: In a n-bit counter, the total number of states = 2n.
Therefore, in a 4-bit counter, the total number of states = 24 = 16 states.
15. A principle regarding most display decoders is that when the correct input is present, the related output will switch ____________
A. HIGH
B. To high impedance
C. To an open
D. LOW
Answer: D
Clarification: A principle regarding most display decoders is that when the correct input is present, the related output will switch LOW. Since it’s an active-low device.