250+ TOP MCQs on Asynchronous Down Counter and Answers

Digital Electronics/Circuits Multiple Choice Questions on “Asynchronous Down Counter”.

1. Which of the following statements are true?
A. Asynchronous events does not occur at the same time
B. Asynchronous events are controlled by a clock
C. Synchronous events does not need a clock to control them
D. Only asynchronous events need a control clock
Answer: A
Clarification: Asynchronous events does not occur at the same time because of propagation delay and they do need a clock pulse to trigger them. Whereas, synchronous events occur in presence of clock pulse.

2. A down counter using n-flip-flops count ______________
A. Downward from a maximum count
B. Upward from a minimum count
C. Downward from a minimum to maximum count
D. Toggles between Up and Down count
Answer: A
Clarification: As the name suggests down counter means counting occurs from a higher value to lower value (i.e. (2^n – 1) to 0).

3. UP Counter is ____________
A. It counts in upward manner
B. It count in down ward manner
C. It counts in both the direction
D. Toggles between Up and Down count
Answer: A
Clarification: UP counter counts in an upward manner from 0 to (2n – 1).

4. DOWN counter is ____________
A. It counts in upward manner
B. It count in downward manner
C. It counts in both the direction
D. Toggles between Up and Down count
Answer: B
Clarification: DOWN counter counts in a downward manner from (2n – 1) to 0.

5. How many different states does a 3-bit asynchronous down counter have?
A. 2
B. 4
C. 6
D. 8
Answer: D
Clarification: In a n-bit counter, the total number of states = 2n.
Therefore, in a 3-bit counter, the total number of states = 23 = 8 states.

6. In a down counter, which flip-flop doesn’t toggle when the inverted output of the preceeding flip-flop goes from HIGH to LOW.
A. MSB flip-flop
B. LSB flip-flop
C. Master slave flip-flop
D. Latch
Answer: B
Clarification: Since the LSB flip-flop changes its state at each negative transition of clock. That is why LSB flip-flop doesn’t have toggle.

7. In a 3-bit asynchronous down counter, the initial content is ____________
A. 000
B. 111
C. 010
D. 101
Answer: A
Clarification: Initially, all the flip-flops are RESET. So, the initial content is 000. At the first negative transition of the clock, the counter content becomes 101.

8. In a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes ____________
A. 000
B. 111
C. 101
D. 010
Answer: B
Clarification: Since, in the down counter, the counter content is decremented by 1 for every negative transition. Hence, in a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes 111.

9. In a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes ____________
A. 000
B. 111
C. 101
D. 010
Answer: C
Clarification: Since, in the down counter, the counter content is decremented by 1 for every negative transition. Hence, in a 3-bit asynchronous down counter, at the first negative transition of the clock, the counter content becomes 101.

10. The hexadecimal equivalent of 15,536 is ________
A. 3CB0
B. 3C66
C. 63C0
D. 6300
Answer: A
Clarification: You just divide the number by 16 at the end and store the remainder from bottom to top.

11. In order to check the CLR function of a counter ____________
A. Apply the active level to the CLR input and check all of the Q outputs to see if they are all in their reset state
B. Ground the CLR input and check to be sure that all of the Q outputs are LOW
C. Connect the CLR input to Vcc and check to see if all of the Q outputs are HIGH
D. Connect the CLR to its correct active level while clocking the counter; check to make sure that all of the Q outputs are toggling
Answer: A
Clarification: CLR stands for clearing or resetting all states of flip-flop. In order to check the CLR function of a counter, apply the active level to the CLR input and check all of the Q outputs to see if they are all in their reset state.

Leave a Reply

Your email address will not be published. Required fields are marked *