250+ TOP MCQs on CMOS Logic Gates and Answers

Posted on April 16, 2024April 16, 2024 by engineerLeave a comment

VLSI Multiple Choice Questions on “CMOS Logic Gates”.

1. In negative logic convention, the Boolean Logic [1] is equivalent to:
A. +VDD
B. 0 V
C. -VDD
D. None of the mentioned
Answer: B
Clarification: In negative logic convention, the Boolean Logic [1] is equivalent to 0 V and Logic ‘0’ is equivalent to +VDD.

2. In positive logic convention, the true state is represented as:
A. 1
B. 0
C. -1
D. -0
Answer: A
Clarification: In positive logic convention, the Boolean logic ‘1’ is known to be representing true state.

3. The CMOS gate circuit of NOT gate is:
A. vlsi-questions-answers-cmos-logic-gates-q3a”>
B. vlsi-questions-answers-cmos-logic-gates-q3b”>
C. vlsi-questions-answers-cmos-logic-gates-q3c”>
D. vlsi-questions-answers-cmos-logic-gates-q3d”>
Answer: D
Clarification: The CMOS logic circuit for NOT gate has a p-MOS as a pull up transistor and n-MOS as driver transistor which is represented accurately in the below figurevlsi-questions-answers-cmos-logic-gates-q3d”>

4. The truth table which accurately explains the operation of CMOS not gate is:
A. vlsi-questions-answers-cmos-logic-gates-q4a”>
B. vlsi-questions-answers-cmos-logic-gates-q4b”>
C. vlsi-questions-answers-cmos-logic-gates-q4c”>
D. vlsi-questions-answers-cmos-logic-gates-q4d”>
Answer: D
Clarification: The output of CMOS depends on the state of nMOS and pMOS transistor.The correct truth table is:vlsi-questions-answers-cmos-logic-gates-q4d”>

5. The CMOS logic circuit for NAND gate is:
A. vlsi-questions-answers-cmos-logic-gates-q5a”>
B. vlsi-questions-answers-cmos-logic-gates-q5b”>
C. vlsi-questions-answers-cmos-logic-gates-q5c”>
D. None of the mentioned
Answer: A
Clarification: The accurate cmos logic circuit for NAND gate is:vlsi-questions-answers-cmos-logic-gates-q5a”>

6. In CMOS logic circuit the n-MOS transistor acts as:
A. Load
B. Pull up network
C. Pull down network
D. Not used in CMOS circuits
Answer: C
Clarification: A static CMOS gate has an nMOS pull-down network to connect the output to 0 (GND..

7. In CMOS logic circuit the p-MOS transistor acts as:
A. Pull down network
B. Pull up network
C. Load
D. Short to ground
Answer: B
Clarification: A static CMOS gate has a pMOS pull-up network to connect the output to VDD (1).

8. In CMOS logic circuit, the switching operation occurs because:
A. Both n-MOSFET and p-MOSFET turns OFF simultaneously for input ‘0’ and turns ON simultaneously for input ‘1’
B. Both n-MOSFET and p-MOSFET turns ON simultaneously for input ‘0’ and turns OFF simultaneously for input ‘1’
C. N-MOSFET transistor turns ON, and p-MOSFET transistor turns OFF for input ‘1’ and N-MOS transistor turns OFF, and p-MOS transistor turns ON for input ‘0’
D. None of the mentioned
Answer: C
Clarification: In CMOS logic circuit, the switching operation occurs because N-MOS transistor turns ON, and p-MOS transistor turns OFF for input ‘1’ and N-MOS transistor turns OFF, and p-MOS transistor turns ON for input ‘0’. The networks are arranged such that one is ON and the other OFF for any input pattern.

9. The CMOS logic circuit for NOR gate is:
A. vlsi-questions-answers-cmos-logic-gates-q9a”>
B. vlsi-questions-answers-cmos-logic-gates-q9b”>
C. vlsi-questions-answers-cmos-logic-gates-q9c”>
D. vlsi-questions-answers-cmos-logic-gates-q9d”>
Answer: A
Clarification: vlsi-questions-answers-cmos-logic-gates-q9a”>

10. When both nMOS and pMOS transistors of CMOS logic design are in OFF condition, the output is:
A. 1 or Vdd or HIGH state
B. 0 or ground or LOW state
C. High impedance or floating(Z)
D. None of the mentioned
Answer: C
Clarification: When both pull up and pull down transistors are OFF, the high impedance for floating Z output state results.

11. When both nMOS and pMOS transistors of CMOS logic gates are ON, the output is:
A. 1 or Vdd or HIGH state
B. 0 or ground or LOW state
C. Crowbarred or Contention(X)
D. None of the mentioned
Answer: C
Clarification: The crowbarred (or contention) X level exists when both pull up and pull down transistors are simultaneously turned ON. Contention between the two networks results in an indeterminate output level and dissipates static power.

Leave a Reply Cancel reply