Digital Electronics/Circuits Multiple Choice Questions on “D Flip Flop”.
1. In D flip-flop, D stands for _____________
A. Distant
B. Data
C. Desired
D. Delay
Answer: B
Clarification: The D of D-flip-flop stands for “data”. It stores the value on the data line.
2. The D flip-flop has _______ input.
A. 1
B. 2
C. 3
D. 4
Answer: A
Clarification: The D flip-flop has one input. The D of D-flip-flop stands for “data”. It stores the value on the data line.
3. The D flip-flop has ______ output/outputs.
A. 2
B. 3
C. 4
D. 1
Answer: A
Clarification: The D flip-flop has two outputs: Q and Q complement. The D flip-flop has one input. The D of D-flip-flop stands for “data”. It stores the value on the data line.
4. A D flip-flop can be constructed from an ______ flip-flop.
A. S-R
B. J-K
C. T
D. S-K
Answer: A
Clarification: A D flip-flop can be constructed from an S-R flip-flop by inserting an inverter between S and R and assigning the symbol D to the S input.
5. In D flip-flop, if clock input is LOW, the D input ___________
A. Has no effect
B. Goes high
C. Goes low
D. Has effect
Answer: A
Clarification: In D flip-flop, if clock input is LOW, the D input has no effect, since the set and reset inputs of the NAND flip-flop are kept HIGH.
6. In D flip-flop, if clock input is HIGH & D=1, then output is ___________
A. 0
B. 1
C. Forbidden
D. Toggle
Answer: A
Clarification: If clock input is HIGH & D=1, then output is 0. It can be observed from this diagram:
7. Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?
A. The logic level at the D input is transferred to Q on NGT of CLK
B. The Q output is ALWAYS identical to the CLK input if the D input is HIGH
C. The Q output is ALWAYS identical to the D input when CLK = PGT
D. The Q output is ALWAYS identical to the D input
Answer: A
Clarification: By the truth table of D flip flop, we can observe that Q always depends on D. Hence, for every negative trigger pulse, the logic at input D is shifted to Output Q.
8. Which of the following is correct for a gated D flip-flop?
A. The output toggles if one of the inputs is held HIGH
B. Only one of the inputs can be HIGH at a time
C. The output complement follows the input when enabled
D. Q output follows the input D when the enable is HIGH
Answer: D
Clarification: If clock is high then the D flip-flop operate and we know that input is equals to output in case of D flip-flop. It stores the value on the data line.
9. With regard to a D latch ________
A. The Q output follows the D input when EN is LOW
B. The Q output is opposite the D input when EN is LOW
C. The Q output follows the D input when EN is HIGH
D. The Q output is HIGH regardless of EN’s input state
Answer: C
Clarification: Latch is nothing but flip flop which holds the o/p or i/p state. And in D flip-flop output follows the input. It stores the value on the data line.
10. Which of the following is correct for a D latch?
A. The output toggles if one of the inputs is held HIGH
B. Q output follows the input D when the enable is HIGH
C. Only one of the inputs can be HIGH at a time
D. The output complement follows the input when enabled
Answer: B
Clarification: If the clock is HIGH then the D flip-flop operates and we know that input equals to output in case of D flip flop. It stores the value on the data line.
11. Which of the following describes the operation of a positive edge-triggered D flip-flop?
A. If both inputs are HIGH, the output will toggle
B. The output will follow the input on the leading edge of the clock
C. When both inputs are LOW, an invalid state exists
D. The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock
Answer: B
Clarification: Edge-triggered flip-flop means the device will change state during the rising or falling edge of the clock pulse. The main phenomenon of the D flip-flop is that the o/p will follow the i/p when the enable pin is HIGH.
12. A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?
A. CLK = NGT, D = 0
B. CLK = PGT, D = 0
C. CLOCK NGT, D = 1
D. CLOCK PGT, D = 1
Answer: D
Clarification: PGT refers to Positive Going Transition and NGT refers to negative Going Transition. Earlier, the DFF is in a clear state (output is 0). So, if D = 1 then in the next stage output will be 1 and hence the stage will be changed.
13. A positive edge-triggered D flip-flop will store a 1 when ________
A. The D input is HIGH and the clock transitions from HIGH to LOW
B. The D input is HIGH and the clock transitions from LOW to HIGH
C. The D input is HIGH and the clock is LOW
D. The D input is HIGH and the clock is HIGH
Answer: B
Clarification: A positive edge-triggered D flip-flop will store a 1 when the D input is HIGH and the clock transitions from LOW to HIGH. While a negative edge-triggered D flip-flop will store a 0 when the D input is HIGH and the clock transitions from HIGH to LOW.
14. Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’?
A. Due to its capability to receive data from flip-flop
B. Due to its capability to store data in flip-flop
C. Due to its capability to transfer the data into flip-flop
D. Due to erasing the data from the flip-flop
Answer: C
Clarification: Due to its capability to transfer the data into flip-flop. D-flip-flops stores the value on the data line.
15. The characteristic equation of D-flip-flop implies that ___________
A. The next state is dependent on previous state
B. The next state is dependent on present state
C. The next state is independent of previous state
D. The next state is independent of present state
Answer: D
Clarification: A characteristic equation is needed when a specific gate requires a specific output in order to satisfy the truth table. The characteristic equation of D flip-flop is given by Q(n+1) = D; which indicates that the next state is independent of the present state.