250+ TOP MCQs on Combinational Circuits and Answers

Digital Electronics/Circuits Multiple Choice Questions on “Combinational Circuits”.

1. Which of the circuits in figure (a to D. is the sum-of-products implementation of figure (e)?
A. a
B. b
C. c
D. d
Answer: D
Clarification: SOP means Sum Of Products form which represents the sum of product terms having variables in complemented as well as in uncomplemented form. Here, the diagram of d contains the OR gate followed by the AND gates, so it is in SOP form.

2. Which of the following logic expressions represents the logic diagram shown?
A. X=AB’+A’B
B. X=(AB.’+AB
C. X=(AB.’+A’B’
D. X=A’B’+AB
Answer: D
Clarification: 1st output of AND gate is = A’B’
2nd AND gate’s output is = AB and,
OR gate’s output is = (A’B’)+(AB. = AB + A’B’.

3. The device shown here is most likely a ________
A. Comparator
B. Multiplexer
C. Inverter
D. Demultiplexer
Answer: D
Clarification: The given diagram is demultiplexer, because it takes single input & gives many outputs. A demultiplexer is a combinational circuit that takes a single output and latches it to multiple outputs depending on the select lines.

4. What type of logic circuit is represented by the figure shown below?
Answer: B
Clarification: After solving the circuit we get (A’B’)+AB as output, which is XNOR operation. Thus, it will produce 1 when inputs are even number of 1s or all 0s, and produce 0 when input is odd number of 1s.

5. For a two-input XNOR gate, with the input waveforms as shown below, which output waveform is correct?
A. d
B. a
C. c
D. b
Answer: A
Clarification: When both inputs are same then the o/p is high for a XNOR gate.
i.e., A B O/P
0 0 1
0 1 0
1 0 0
1 1 1.
Thus, it will produce 1 when inputs are even number of 1s or all 0s, and produce 0 when input is odd number of 1s.

6. Which of the following combinations of logic gates can decode binary 1101?
A. One 4-input AND gate
B. One 4-input AND gate, one inverter
C. One 4-input AND gate, one OR gate
D. One 4-input NAND gate, one inverter
Answer: B
Clarification: For decoding any number output must be high for that code and this is possible in One 4-input NAND gate, one inverter option only. A decoder is a combinational circuit that converts binary data to n-coded data upto 2n outputs.

7. What is the indication of a short to ground in the output of a driving gate?
A. Only the output of the defective gate is affected
B. There is a signal loss to all load gates
C. The node may be stuck in either the HIGH or the LOW state
D. The affected node will be stuck in the HIGH state
Answer: B
Clarification: Short to ground in the output of a driving gate indicates of a signal loss to all load gates. This results in information being disrupted and loss of data.

8. For the device shown here, assume the D input is LOW, both S inputs are LOW and the input is LOW. What is the status of the Y’ outputs?
A. All are HIGH
B. All are LOW
C. All but Y0 are LOW
D. All but Y0 are HIGH
Answer: D
Clarification: In the given diagram, S0 and S1 are selection bits. So,
I/P S0 S1 O/P
D = 0 0 0 Y0
D = 0 0 1 Y1
D = 0 1 0 Y2
D = 0 1 1 Y3
Hence, inputs are S0 and S1 are Low means 0, so output is Y0 and rest all are HIGH.

9. The carry propagation can be expressed as ________
A. Cp = AB
B. Cp = A + B
C. All but Y0 are LOW
D. All but Y0 are HIGH
Answer: B
Clarification: This happens in parallel adders (where we try to add numbers in parallel via more than one adders). A carry propagation occurs when carry from one adder needs to be forwarded to other adder and that second adder is holding the computation (addition) because carry from first adder has not come yet. So, there is a slight delay for second adder and this is known as carry propagation.

10. 3 bits full adder contains ________
A. 3 combinational inputs
B. 4 combinational inputs
C. 6 combinational inputs
D. 8 combinational inputs
Answer: D
Clarification: Full Adder is a combinational circuit with 3 input bits and 2 output bits CARRY and SUM. Three bits full adder requires 23 = 8 combinational circuits.

Leave a Reply

Your email address will not be published. Required fields are marked *