250+ TOP MCQs on Input Offset Voltage – 3 & Answers

Linear Integrated Circuit Questions on “Input Offset Voltage – 3”.

1. What happens if R₁>>R_F in the circuit

A. Some amount of output offset voltage is present
B. Some amount of input offset voltage is present
C. Some amount of gain voltage is present
D. All of the mentioned

Answer: A
Clarification: If R₁ >>R_F, the gain A_oo≅1, which makes V_oo ≅ V_io. Thus, all op-amp circuit has some output offset voltage.

2. Determine the voltage gain for the circuit.

A. 1.1
B. 1.6
C. 1.2
D. 2.2

Answer: D
Clarification: The voltage gain, A_F={1+[R_F/( R₁+ R_c)]} = 1+[15kΩ/(2.5kΩ+10kΩ)] = 2.2.

3. Where does the compensating network connected in an inverting amplifier.
A. Non-inverting input terminal
B. Inverting input terminal
C. Between non-inverting and output terminal
D. Between inverting and output terminal

Answer: A
Clarification: The offset voltage compensating network is connected in the non-inverting terminal for the inverting amplifier and vice versa.

4. Why closed loop differential amplifiers are difficult to null?
A. Due to compensating network
B. Due to feedback loop
C. Due to input offset voltage
D. None of the mentioned

Answer: A
Clarification: The closed loop differential amplifiers are more difficult to null because the use of compensating network can change the common mode rejection mode.

5. How to achieve maximum CMRR in the given circuit?

A. R₁ = R_F
B. R_F = R₃|| R_C+ R_B and R₁= R₂
C. R₁= R₂ and R_F= R₃+ R_C
D. None of the mentioned

Answer: C
Clarification: To achieve maximum CMRR in the circuit the value of R₁= R₂ and R_F= R₃+ R_C.

6. What is the advantage of compensated differential amplifier?
A. All of the mentioned
B. Slightly complex circuit
C. Does not affect CMRR
D. Balanced op-amp

Answer: D
Clarification: Since the compensated differential amplifier uses the op-amp with offset voltage null pins. The offset null circuit does not affect the CMRR.

7. The offset voltage in the voltage follower is balanced using
A. Voltage drop across the load resistor
B. Voltage drop across feedback resistor
C. Compensating network connected to inverting input terminal
D. Compensating network connected to non- inverting input terminal

Answer: B
Clarification: Voltage drop across the feedback resistor connect to inverting input terminal is used to cancel the offset voltage in voltage follower.

8. Find the maximum possible output offset voltage, which is caused by the input offset voltage V_io=15mv?

A. 0.075v
B. 0.75v
C. 0.75v
D. 7.5v

Answer: A
Clarification: A_oo=[1+(R_F/R₁)] =1+(10kΩ/2.5kΩ) = 5.
V_oo=5*15mv = 75mv.

9. Compute the output voltage for voltage follower with offset voltage compensating network?

A. 3.6v
B. 10.8v
C. 26v
D. 33v

Answer: B
Clarification: The output voltage is given as V_o= {1+[ R_C/( R_b+ (R_max/4))]}*V_in.
R_max=R_a/4 = 20kΩ/4 = 5kΩ.
V_o=[1+(39kΩ/(10kΩ+5kΩ))]*3v = 10.8v.

of Linear Integrated Circuit for Campus Interviews,