250+ TOP MCQs on Introduction of Memory Devices – 2 and Answers

Digital Electronic/Circuits assessment questions on “Introduction of Memory Devices-2”.

1. The full form of ROM is __________
A. Read Outside Memory
B. Read Out Memory
C. Read Only Memory
D. Read One Memory
Answer: C
Clarification: The full form of ROM is Read Only Memory.

2. ROM consist of __________
A. NOR and OR arrays
B. NAND and NOR arrays
C. NAND and OR arrays
D. NOR and AND arrays
Answer: C
Clarification: ROM consists of NAND and OR arrays which can be programmed by the user to implement combinational & sequential functions. Combinational Operations like that of adders and subtractors and Sequential Functions like that of storing in the memory.

3. For reprogrammability, PLDs use __________
A. PROM
B. EPROM
C. CDROM
D. PLA
Answer: B
Clarification: For reprogrammability, PLDs use EPROM (i.e. Erasable PROM). It erases the previous program and starts uploading a new one. However, data is erased by exposing it to UV-light, which is a tedious and time-consuming process.

4. The full form of PROM is __________
A. Previous Read Only Memory
B. Programmable Read Out Memory
C. Programmable Read Only Memory
D. Previous Read Out Memory
Answer: C
Clarification: The full form of PROM is Programmable Read Only Memory, where the ROM can be programmed by the user.

5. The full form of EPROM is __________
A. Easy Programmable Read Only Memory
B. Erasable Programmable Read Only Memory
C. Eradicate Programmable Read Only Memory
D. Easy Programmable Read Out Memory
Answer: B
Clarification: The full form of EPROM is Erasable Programmable Read Only Memory, where the ROM can be erased and re-used by the user.

6. PLDs with programmable AND and fixed OR arrays are called __________
A. PAL
B. PLA
C. APL
D. PPL
Answer: A
Clarification: PLDs with programmable AND and fixed OR arrays are called PAL (i.e. Programmable Array LogiC.. However, PAL is less flexible but has higher speed.

7. When both the AND and OR are programmable, such PLDs are known as __________
A. PAL
B. PPL
C. PLA
D. APL
Answer: C
Clarification: When both the AND and OR are programmable, such PLDs are known as PLA (i.e. Programmable Logic Array). However, PLA is more flexible but has less speed.

8. ASIC stands for __________
A. Application Special Integrated Circuits
B. Applied Special Integrated Circuits
C. Application Specific Integrated Circuits
D. Applied Specific Integrated Circuits
Answer: C
Clarification: In digital electronics, ASIC stands for Application Specific Integrated Circuits. It is a customized integrated circuit which is produced for a specific use and not for a common-purpose.

9. The programmability and high density of PLDs make them useful in the design of __________
A. ISAC
B. ASIC
C. SACC
D. CISF
Answer: B
Clarification: The programmability and high density of PLDs make them useful in the design of ASIC (i.e. Application Specific Integrated Circuits) where design changes can be more rapidly and inexpensively.

10. FPGA stands for __________
A. Full Programmable Gate Array
B. Full Programmable Genuine Array
C. First Programmable Gate Array
D. Field Programmable Gate Array
Answer: D
Clarification: In digital electronics, FPGA stands for Field Programmable Gate Array. This type of integrated circuit is for general-purpose which is configured by the user as per their requirement.

11. Which of the following is a reprogrammable gate array?
A. EPROM
B. FPGA
C. Both EPROM and FPGA
D. ROM
Answer: C
Clarification: Both FPGA and EPROM are reprogrammable gate array.

12. The difference between FPGA and PLD is that __________
A. FPGA is slower than PLD
B. FPGA has high power dissipation
C. FPGA incorporates logic blocks
D. All of the Mentioned
Answer: C
Clarification: The difference between FPGA and PLD is that FPGA incorporates logic blocks instead of fixed AND-OR gates and is faster with low power dissipation. FPGAs are designed for having higher gate count whereas, PLDs are used for lesser gate counts.

assessment questions on all areas of Digital Electronic Circuits,

Leave a Reply

Your email address will not be published. Required fields are marked *