250+ TOP MCQs on ARM Architecture and Answers

Computer Organization and Architecture Multiple Choice Questions on “ARM Architecture”.

It also makes sense for people with a limited budget, because the costs are very low, but it will be better to try out. The eggs hatch https://millerwriter.com/book/easy-internet after approximately 10–14 days, with the larvae feeding for about two weeks on the foliage of the plant. Tamoxifen cost without insurance plan - the tamoxifen cost without.

Bilastine (benazepril hydrochloride) is used to treat blood pressure (high blood pressure). Como todo suplemento de dapoxetina se encuentra muy costoso y en http://theatrebloom.com/2014/07/youre-a-good-man-charlie-brown-at-liberty-showcase-theatre-2 general no es efectivo. This car comes with all of the standard equipment found in a luxury car, as well as some extras like automatic transmission and leather seats.

1. ARM stands for _____________
a) Advanced Rate Machines
b) Advanced RISC Machines
c) Artificial Running Machines
d) Aviary Running Machines

Answer: b
Clarification: ARM is a type of system architecture.

2. The main importance of ARM micro-processors is providing operation with ______
a) Low cost and low power consumption
b) Higher degree of multi-tasking
c) Lower error or glitches
d) Efficient memory management

Answer: a
Clarification: The Stand alone feature of the ARM processors is that they’re economically viable.

3. ARM processors where basically designed for _______
a) Main frame systems
b) Distributed systems
c) Mobile systems
d) Super computers

Answer: c
Clarification: These ARM processors are designed for handheld devices.

4. The ARM processors don’t support Byte addressability.
a) True
b) False

Answer: b
Clarification: The ability to store data in the form of consecutive bytes.

5. The address space in ARM is ___________
a) 2²⁴
b) 2⁶⁴
c) 2¹⁶
d) 2³²

Answer: d
Clarification: None.

6. The address system supported by ARM systems is/are ___________
a) Little Endian
b) Big Endian
c) X-Little Endian
d) Both Little & Big Endian

Answer: d
Clarification: The way in which, the data gets stored in the system or the way of address allocation is called as address system.

7. Memory can be accessed in ARM systems by __________ instructions.
i) Store
ii) MOVE
iii) Load
iv) arithmetic
v) logical
a) i, ii, iii
b) i, ii
c) i, iv, v
d) iii, iv, v

Answer: b
Clarification: None.

8. RISC stands for _________
a) Restricted Instruction Sequencing Computer
b) Restricted Instruction Sequential Compiler
c) Reduced Instruction Set Computer
d) Reduced Induction Set Computer

Answer: c
Clarification: This is a system architecture, in which the performance of the system is improved by reducing the size of the instruction set.

9. In the ARM, PC is implemented using ___________
a) Caches
b) Heaps
c) General purpose register
d) Stack

Answer: c
Clarification: PC is the place where the next instruction about to be executed is stored.

10. The additional duplicate register used in ARM machines are called as _______
a) Copied-registers
b) Banked registers
c) EXtra registers
d) Extential registers

Answer: b
Clarification: The duplicate registers are used in situations of context switching.

11. The banked registers are used for ______
a) Switching between supervisor and interrupt mode
b) Extended storing
c) Same as other general purpose registers
d) None of the mentioned

Answer: a
Clarification: When switching from one mode to another, instead of storing the register contents somewhere else it’ll be kept in the duplicate registers and the new values are stored in the actual registers.

12. Each instruction in ARM machines is encoded into __________ Word.
a) 2 byte
b) 3 byte
c) 4 byte
d) 8 byte

Answer: c
Clarification: The data is encrypted to make them secure.

13. All instructions in ARM are conditionally executed.
a) True
b) False

Answer: a
Clarification: None.

14. The addressing mode where the EA of the operand is the contents of Rn is ______
a) Pre-indexed mode
b) Pre-indexed with write back mode
c) Post-indexed mode
d) None of the mentioned

Answer: c
Clarification: None.

15. The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is _______
a) EA = [Rn]
b) EA = [Rn + Rm]
c) EA = [Rn] + Rm
d) EA = [Rm] + Rn

Answer: a
Clarification: Effective address is the address that the computer acquires from the current instruction being executed.